Fig. 1. Control logic block diagram